SRD
The 32 - bits of accu 1 are shifted right about the number that is specified as operand (0-32). Bits which are shifted out right get lost, from left it is refilled with zeros.
See also:
SLW
SLD
SRW
SSI
SSD
List of operations